<x:xmpmeta tsc:version="2.0.1" xmlns:x="adobe:ns:meta/" xmlns:tsc="http://www.techsmith.com/xmp/tsc/">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:xmp="http://ns.adobe.com/xap/1.0/" xmlns:xmpDM="http://ns.adobe.com/xmp/1.0/DynamicMedia/" xmlns:xmpG="http://ns.adobe.com/xap/1.0/g/" xmlns:xmpMM="http://ns.adobe.com/xap/1.0/mm/" xmlns:tscDM="http://www.techsmith.com/xmp/tscDM/" xmlns:tscIQ="http://www.techsmith.com/xmp/tscIQ/" xmlns:tscHS="http://www.techsmith.com/xmp/tscHS/" xmlns:stDim="http://ns.adobe.com/xap/1.0/sType/Dimensions#" xmlns:stFnt="http://ns.adobe.com/xap/1.0/sType/Font#" xmlns:exif="http://ns.adobe.com/exif/1.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
      <rdf:Description dc:date="2021-02-05 10:16:20 " dc:source="Camtasia,20.0.8,enu" dc:title="TI II CH05 Memory-QandA-2" tscDM:firstFrame="TI_II_CH05_Memory-QandA-2_First_Frame.png" tscDM:originId="58121BEA-CBDB-4479-8064-7EB227577357" tscDM:project="TI II CH05 Memory-QandA-2">
         <xmpDM:duration xmpDM:scale="1/1000" xmpDM:value="3802500"/>
         <xmpDM:videoFrameSize stDim:unit="pixel" stDim:h="1080" stDim:w="1920"/>
         <tsc:langName>
            <rdf:Bag>
               <rdf:li xml:lang="en-US">English</rdf:li></rdf:Bag>
         </tsc:langName>
         <xmpDM:Tracks>
            <rdf:Bag>
               <rdf:li>
                  <rdf:Description xmpDM:trackType="ScreenText" xmpDM:frameRate="f1000" xmpDM:trackName="Screen Text">
                     <xmpDM:markers>
                        <rdf:Seq>
                           <rdf:li><rdf:Description xmpDM:name="Hierarchy Types Physical &amp; Virtual Memory Segmentation &amp; Paging Caches TI II: Computer Architecture Memories TI II - Computer Architecture" xmpDM:startTime="0" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="address data taccess tcycle CPU Cache MMU Memory data logical address physical address" xmpDM:startTime="0" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Cache memory TI II - Computer Architecture" xmpDM:startTime="8000" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Cache Architecture (high level) The cache comprises a (relatively) small but fast memory plus a controller." xmpDM:startTime="43700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="It stores with a high probability copies of those parts of the main memory the CPU will access in the" xmpDM:startTime="43700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="near future." xmpDM:startTime="43700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="In the ideal case the controller swaps these copies into the cache before the CPU wants to read them to" xmpDM:startTime="43700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="avoid wait cycles." xmpDM:startTime="43700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture mP Memory Cache memory Controller Address bus Data bus Control bus Read/write Swap in/out" xmpDM:startTime="43700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Basic questions for cache design Where to place a block of data (cache line)? Cache placement policies Fully associative, set" xmpDM:startTime="133700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="associative, direct-mapped How to find a block of data? Block identification Tags per block Which block to replace in case" xmpDM:startTime="133700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="of a cache miss? Cache replacement policies Random, FIFO, LRU What happens in case of a cache write? Write policies" xmpDM:startTime="133700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Write back or write through (w/o write buffer) TI II - Computer Architecture" xmpDM:startTime="133700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Cache – Why does it work? The efficiency of a cache mainly depends on the locality of the cached data" xmpDM:startTime="251867" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="(locality of reference)." xmpDM:startTime="251867" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="This means that the CPU repeatedly accesses the same/neighboring data (e.g." xmpDM:startTime="251867" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="in loops, sequential access) https://en.wikipedia.org/wiki/Locality_of_reference" xmpDM:startTime="251867" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Temporal locality Data that will be accessed in the near future has already been accessed with high probability (e.g." xmpDM:startTime="251867" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="in loops)." xmpDM:startTime="251867" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Spatial locality A future access to data happens within close storage locations with a high probability (e.g." xmpDM:startTime="251867" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="sequential access)." xmpDM:startTime="251867" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture" xmpDM:startTime="251867" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Write through policy The CPU always writes data into cache and main memory." xmpDM:startTime="381967" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Advantage Guaranteed consistency between cache memory and main memory." xmpDM:startTime="381967" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Disadvantage A write access always requires wait cycles and blocks the data bus." xmpDM:startTime="381967" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture DRAM Cache address data mP" xmpDM:startTime="381967" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Write back policy The CPU writes data in the cache memory only and marks it with a special bit (altered" xmpDM:startTime="452700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="/ modified / dirty bit)." xmpDM:startTime="452700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="The cache controller writes back data into main memory only if altered data has to be replaced." xmpDM:startTime="452700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture mP DRAM Cache mP DRAM Cache address address data data CPU write Write back" xmpDM:startTime="452700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Questions &amp; Tasks Where can you find caches? Also outside of computers? What is an ideal cache? Why using Harvard" xmpDM:startTime="599967" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="or v." xmpDM:startTime="599967" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Neumann for caches? Why having caches on-chip? What is the role of a cache controller? What makes caches efficient? Write" xmpDM:startTime="599967" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="back seems to be more complex – why using this scheme? TI II - Computer Architecture" xmpDM:startTime="599967" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Architecture of cache memory Cache TI II - Computer Architecture" xmpDM:startTime="1674133" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="General architecture of cache memory TI II - Computer Architecture Address Data Comparator Address memory Data memory Data bus Address" xmpDM:startTime="1690033" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="bus" xmpDM:startTime="1690033" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Blocks, lines, sets, frames … Block frame Memory in the cache for data plus address tag and status bits." xmpDM:startTime="1724833" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="The address tag contains the memory address (physical or virtual) of the currently stored copy of data from the main" xmpDM:startTime="1724833" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="memory." xmpDM:startTime="1724833" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="The status bits indicate if the entry is valid." xmpDM:startTime="1724833" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Block size or line size Number of bytes within a block frame Block or cache line The data that fits" xmpDM:startTime="1724833" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="into a block frame, e.g.," xmpDM:startTime="1724833" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="32, 64 or 128 byte All the block frames can be subdivided into sets." xmpDM:startTime="1724833" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture cache line cache line cache line adr adr adr s s s s s s" xmpDM:startTime="1724833" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="line size sets frames" xmpDM:startTime="1724833" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Associativity Number of block frames per set The total number c of block frames in a cache is the product" xmpDM:startTime="1868900" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="of the number s of sets and the associativity n, thus c = s * n." xmpDM:startTime="1868900" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="A cache is called fully associative, if it consists of a single set only (s = 1, n = c)" xmpDM:startTime="1868900" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="direct mapped, if each set consists of a single frame only (n = 1, s = c) n-way set associative," xmpDM:startTime="1868900" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="otherwise (s = c / n) TI II - Computer Architecture n n n Cache memory Set 1 Set 2" xmpDM:startTime="1868900" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Set s" xmpDM:startTime="1868900" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Fully associative cache TI II - Computer Architecture Tag Block 0 Tag Block 1 Tag Block 63 Cache Block 0" xmpDM:startTime="1893333" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Block 1023 Main memory Associative mapping    " xmpDM:startTime="1893333" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Direct mapped cache Each block of the main memory is directly mapped to a certain frame in the cache." xmpDM:startTime="1990700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Simple mapping using, e.g.," xmpDM:startTime="1990700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="n out of m bits to determine the frame (m bit addresses)." xmpDM:startTime="1990700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture Index Block 0 Index Block 1 Index Block 63 Cache Main memory Block 0 Block" xmpDM:startTime="1990700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="1023   Block 1 Block 64 Block 128      " xmpDM:startTime="1990700" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="N-way set associative cache N frames together for a set." xmpDM:startTime="2097267" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Compromise between direct mapped and fully associative cache." xmpDM:startTime="2097267" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture Index Block Index Block Index Block Cache Main memory Block 0 Block 1023  " xmpDM:startTime="2097267" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Block 1 Block 32 Block 64 Index Block Index Block Index Block       Set 0" xmpDM:startTime="2097267" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Set 1 Set 31" xmpDM:startTime="2097267" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Example: cache hit ratios TI II - Computer Architecture Image:Cache,missrate.svg" xmpDM:startTime="2184433" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Miss rate versus cache size on the Integer portion of SPEC CPU2000 https://www.cs.mcgill.ca/" xmpDM:startTime="2184433" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="" xmpDM:startTime="2184433" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Questions &amp; Tasks What makes fully associative caches more complex? Why using them at all? How could systems avoid thrashing" xmpDM:startTime="2330267" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="of direct mapped caches? What is a typical replacement policy of direct mapped caches? What would be the optimal replacement" xmpDM:startTime="2330267" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="policy? What is the trade-off between different n-way set associative caches? TI II - Computer Architecture" xmpDM:startTime="2330267" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="2-way set associative cache TI II - Computer Architecture Capacity: 256 byte Block = 4 words = 16 byte " xmpDM:startTime="3681200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="   AND V D Tag Frame Word selection Byte selection Valid hit Tag Address 0 31 25 2" xmpDM:startTime="3681200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="2 32 32 32 32 32 Tag hit Data bus   = Index 3 Set selection Set 0 Set" xmpDM:startTime="3681200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="1 Set 7 =" xmpDM:startTime="3681200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Blocks, lines, sets, frames … Block frame Memory in the cache for data plus address tag and status bits." xmpDM:startTime="3686533" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="The address tag contains the memory address (physical or virtual) of the currently stored copy of data from the main" xmpDM:startTime="3686533" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="memory." xmpDM:startTime="3686533" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="The status bits indicate if the entry is valid." xmpDM:startTime="3686533" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Block size or line size Number of bytes within a block frame Block or cache line The data that fits" xmpDM:startTime="3686533" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="into a block frame, e.g.," xmpDM:startTime="3686533" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="32, 64 or 128 byte All the block frames can be subdivided into sets." xmpDM:startTime="3686533" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture cache line cache line cache line adr adr adr s s s s s s" xmpDM:startTime="3686533" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="line size sets frames" xmpDM:startTime="3686533" xmpDM:duration="1000"/></rdf:li></rdf:Seq>
                     </xmpDM:markers>
                  </rdf:Description>
               </rdf:li>
               <rdf:li>
                  <rdf:Description xmpDM:trackType="TableOfContents" xmpDM:frameRate="f1000" xmpDM:trackName="Table of Contents">
                     <xmpDM:markers>
                        <rdf:Seq>
                           <rdf:li><rdf:Description xmpDM:name="TI II: Computer Architecture Memories" xmpDM:startTime="0" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="0" tscDM:imageoffset="0" tscDM:imagerect="0, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Cache memory " xmpDM:startTime="8000" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="1" tscDM:imageoffset="0" tscDM:imagerect="75, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Cache Architecture (high level)" xmpDM:startTime="43700" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="2" tscDM:imageoffset="0" tscDM:imagerect="150, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Basic questions for cache design" xmpDM:startTime="133700" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="3" tscDM:imageoffset="0" tscDM:imagerect="225, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Cache – Why does it work?" xmpDM:startTime="251867" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="4" tscDM:imageoffset="0" tscDM:imagerect="300, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Write through policy" xmpDM:startTime="381967" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="5" tscDM:imageoffset="0" tscDM:imagerect="375, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Write back policy" xmpDM:startTime="452700" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="6" tscDM:imageoffset="0" tscDM:imagerect="450, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Questions &amp; Tasks" xmpDM:startTime="599967" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="7" tscDM:imageoffset="0" tscDM:imagerect="525, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Architecture of cache memory" xmpDM:startTime="1674133" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="8" tscDM:imageoffset="0" tscDM:imagerect="600, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="General architecture of cache memory" xmpDM:startTime="1690033" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="9" tscDM:imageoffset="0" tscDM:imagerect="675, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Blocks, lines, sets, frames …" xmpDM:startTime="1724833" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="10" tscDM:imageoffset="0" tscDM:imagerect="750, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Associativity" xmpDM:startTime="1868900" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="11" tscDM:imageoffset="0" tscDM:imagerect="825, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Fully associative cache" xmpDM:startTime="1893333" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="12" tscDM:imageoffset="0" tscDM:imagerect="900, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Direct mapped cache" xmpDM:startTime="1990700" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="13" tscDM:imageoffset="0" tscDM:imagerect="975, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="N-way set associative cache" xmpDM:startTime="2097267" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="14" tscDM:imageoffset="0" tscDM:imagerect="1050, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Example: cache hit ratios" xmpDM:startTime="2184433" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="15" tscDM:imageoffset="0" tscDM:imagerect="1125, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Questions &amp; Tasks" xmpDM:startTime="2330267" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="16" tscDM:imageoffset="0" tscDM:imagerect="1200, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="2-way set associative cache" xmpDM:startTime="3681200" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="17" tscDM:imageoffset="0" tscDM:imagerect="1275, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Blocks, lines, sets, frames …" xmpDM:startTime="3686533" tscDM:image="TI_II_CH05_Memory-QandA-2_Thumbnails.png" tscDM:imageindex="18" tscDM:imageoffset="0" tscDM:imagerect="1350, 0, 75, 42"/></rdf:li></rdf:Seq>
                     </xmpDM:markers>
                  </rdf:Description>
               </rdf:li>
            </rdf:Bag>
         </xmpDM:Tracks>
         <tscDM:controller>
            <rdf:Description xmpDM:name="tscplayer">
               <tscDM:parameters>
                  <rdf:Bag>
                     <rdf:li xmpDM:name="autohide" xmpDM:value="true"/><rdf:li xmpDM:name="autoplay" xmpDM:value="false"/><rdf:li xmpDM:name="loop" xmpDM:value="false"/><rdf:li xmpDM:name="searchable" xmpDM:value="true"/><rdf:li xmpDM:name="captionsenabled" xmpDM:value="false"/><rdf:li xmpDM:name="sidebarenabled" xmpDM:value="false"/><rdf:li xmpDM:name="unicodeenabled" xmpDM:value="false"/><rdf:li xmpDM:name="backgroundcolor" xmpDM:value="000000"/><rdf:li xmpDM:name="sidebarlocation" xmpDM:value="left"/><rdf:li xmpDM:name="endaction" xmpDM:value="stop"/><rdf:li xmpDM:name="endactionparam" xmpDM:value="true"/><rdf:li xmpDM:name="locale" xmpDM:value="en-US"/></rdf:Bag>
               </tscDM:parameters>
               <tscDM:controllerText>
                  <rdf:Bag>
                  </rdf:Bag>
               </tscDM:controllerText>
            </rdf:Description>
         </tscDM:controller>
         <tscDM:contentList>
            <rdf:Description>
               <tscDM:files>
                  <rdf:Seq>
                     <rdf:li xmpDM:name="0" xmpDM:value="TI II CH05 Memory-QandA-2.mp4"/><rdf:li xmpDM:name="1" xmpDM:value="TI_II_CH05_Memory-QandA-2_First_Frame.png"/><rdf:li xmpDM:name="2" xmpDM:value="TI_II_CH05_Memory-QandA-2_Thumbnails.png"/></rdf:Seq>
               </tscDM:files>
            </rdf:Description>
         </tscDM:contentList>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>