<x:xmpmeta tsc:version="2.0.1" xmlns:x="adobe:ns:meta/" xmlns:tsc="http://www.techsmith.com/xmp/tsc/">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:xmp="http://ns.adobe.com/xap/1.0/" xmlns:xmpDM="http://ns.adobe.com/xmp/1.0/DynamicMedia/" xmlns:xmpG="http://ns.adobe.com/xap/1.0/g/" xmlns:xmpMM="http://ns.adobe.com/xap/1.0/mm/" xmlns:tscDM="http://www.techsmith.com/xmp/tscDM/" xmlns:tscIQ="http://www.techsmith.com/xmp/tscIQ/" xmlns:tscHS="http://www.techsmith.com/xmp/tscHS/" xmlns:stDim="http://ns.adobe.com/xap/1.0/sType/Dimensions#" xmlns:stFnt="http://ns.adobe.com/xap/1.0/sType/Font#" xmlns:exif="http://ns.adobe.com/exif/1.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
      <rdf:Description dc:date="2021-01-05 12:28:05 " dc:source="Camtasia,20.0.8,enu" dc:title="TI II CH04 ISA Assembly-2" tscDM:firstFrame="TI_II_CH04_ISA_Assembly-2_First_Frame.png" tscDM:originId="58121BEA-CBDB-4479-8064-7EB227577357" tscDM:project="TI II CH04 ISA Assembly-2">
         <xmpDM:duration xmpDM:scale="1/1000" xmpDM:value="1508133"/>
         <xmpDM:videoFrameSize stDim:unit="pixel" stDim:h="1080" stDim:w="1920"/>
         <tsc:langName>
            <rdf:Bag>
               <rdf:li xml:lang="en-US">English</rdf:li></rdf:Bag>
         </tsc:langName>
         <xmpDM:Tracks>
            <rdf:Bag>
               <rdf:li>
                  <rdf:Description xmpDM:trackType="ScreenText" xmpDM:frameRate="f1000" xmpDM:trackName="Screen Text">
                     <xmpDM:markers>
                        <rdf:Seq>
                           <rdf:li><rdf:Description xmpDM:name="CISC, RISC, VM &amp; Addressing Examples of ISAs TI II - Computer Architecture" xmpDM:startTime="0" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Typical processors: Pentium, SPARC, JVM The following processors serve as examples for different ISAs Pentium, Core i3/5/7/9 Originates from the" xmpDM:startTime="22500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="classical x86 CISC architectures, today 64 bit Still CISC to the outside, but many RISC features inside Other CISC examples:" xmpDM:startTime="22500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Athlon, …, Ryzen, many classical ancestors (VAX, IBM, ...)" xmpDM:startTime="22500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="UltraSPARC (Ultra Scalable Processor Architecture) Originates from the early RISC projects (like the MIPS processor) Still RISC, although extended in" xmpDM:startTime="22500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="many ways Can be found in, e.g.," xmpDM:startTime="22500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="SUN computers, industry control systems Other RISC examples: Alpha, MIPS, Power, PowerPC, RISC-V JVM (Java Virtual Machine) Either seen as" xmpDM:startTime="22500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="virtual processor or real HW (e.g.," xmpDM:startTime="22500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="picoJava) Stack machine (operations take place on a stack) Heavily biased by Java Other virtual machine examples: CLR, P-Code, WebAssembly" xmpDM:startTime="22500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture" xmpDM:startTime="22500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Instruction formats Example: C:= A + B Zero-address instruction stack architectures: push A; push B; ADD; pop C One-address instruction" xmpDM:startTime="305133" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Accumulator implicitly operand and result: load A; ADD B; st C Two-address instruction One operand becomes result: ADD B,A; move" xmpDM:startTime="305133" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="A,C Three-address format ADD C,A,B TI II - Computer Architecture" xmpDM:startTime="305133" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Addressing modes Addressing mode Different possibilities to calculate the address of an operand or the branch target address in the" xmpDM:startTime="457500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="memory Classical Address of operands or branch target address directly given in the instruction (absolute address) Disadvantages Absolute addresses are" xmpDM:startTime="457500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="fixed during programming and, thus, the compiled program determines its location in memory Accessing, e.g.," xmpDM:startTime="457500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="dynamic tables require a change in the absolute address for each instruction – ROMs cannot be used as instruction memory!" xmpDM:startTime="457500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture" xmpDM:startTime="457500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Addressing modes Solution Calculation of the address during runtime (dynamic address calculation) TI II - Computer Architecture Address in program" xmpDM:startTime="676100" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="dynamic address calculation (instruction triggers calculation) Logical Address Memory management unit (virtual memory management) Physical Address" xmpDM:startTime="676100" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Addressing modes – some examples Be aware: Naming may differ depending on the architecture Not all processors support all modes" xmpDM:startTime="1020200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Absolute/direct: jmpa address  PC := address PC relative: jmpo offset  PC := PC’ + offset Register indirect: jmpr" xmpDM:startTime="1020200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="R  PC := R Sequential execution: nop  PC := PC’ Register (direct): mul R1,R2,R3  PC := PC’;" xmpDM:startTime="1020200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="R1 := R2*R3 Base plus offset: load R1,R2,val  PC := PC’; R1 := mem(R2 + val) Immediate: add R1,R2,val" xmpDM:startTime="1020200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name=" PC := PC’; R1 := R2 + val Implicit: load x  PC := PC’; accumulator := x Indexed" xmpDM:startTime="1020200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="absolute, base plus index (plus offset), scaled, autoincrement/-decrement, … See https://en.wikipedia.org/wiki/Addressing_mode" xmpDM:startTime="1020200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="TI II - Computer Architecture" xmpDM:startTime="1020200" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Example: register indirect addressing TI II - Computer Architecture Example: LD R1, (A0) (load) (Load the register R1 with the" xmpDM:startTime="1338500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="content of the memory word the address register A0 points to) Memory Instruction register Processor OpCode + / - Index" xmpDM:startTime="1338500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="or base register, (Stackpointer) Operand AReg Address (Stackpointer) Register file" xmpDM:startTime="1338500" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Questions &amp; Tasks Several or more complex addressing modes vs." xmpDM:startTime="1441033" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="load/store architecture – advantages/disadvantages? What is the advantage of using a virtual machine such as JVM, CLR, etc.?" xmpDM:startTime="1441033" xmpDM:duration="1000"/></rdf:li><rdf:li><rdf:Description xmpDM:name="What is the motivation behind relative / logical or virtual / physical addresses? TI II - Computer Architecture" xmpDM:startTime="1441033" xmpDM:duration="1000"/></rdf:li></rdf:Seq>
                     </xmpDM:markers>
                  </rdf:Description>
               </rdf:li>
               <rdf:li>
                  <rdf:Description xmpDM:trackType="TableOfContents" xmpDM:frameRate="f1000" xmpDM:trackName="Table of Contents">
                     <xmpDM:markers>
                        <rdf:Seq>
                           <rdf:li><rdf:Description xmpDM:name="CISC, RISC, VM &amp; Addressing" xmpDM:startTime="0" tscDM:image="TI_II_CH04_ISA_Assembly-2_Thumbnails.png" tscDM:imageindex="0" tscDM:imageoffset="0" tscDM:imagerect="0, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Typical processors: Pentium, SPARC, JVM" xmpDM:startTime="22500" tscDM:image="TI_II_CH04_ISA_Assembly-2_Thumbnails.png" tscDM:imageindex="1" tscDM:imageoffset="0" tscDM:imagerect="75, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Instruction formats" xmpDM:startTime="305133" tscDM:image="TI_II_CH04_ISA_Assembly-2_Thumbnails.png" tscDM:imageindex="2" tscDM:imageoffset="0" tscDM:imagerect="150, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Addressing modes" xmpDM:startTime="457500" tscDM:image="TI_II_CH04_ISA_Assembly-2_Thumbnails.png" tscDM:imageindex="3" tscDM:imageoffset="0" tscDM:imagerect="225, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Addressing modes " xmpDM:startTime="676100" tscDM:image="TI_II_CH04_ISA_Assembly-2_Thumbnails.png" tscDM:imageindex="4" tscDM:imageoffset="0" tscDM:imagerect="300, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Addressing modes – some examples" xmpDM:startTime="1020200" tscDM:image="TI_II_CH04_ISA_Assembly-2_Thumbnails.png" tscDM:imageindex="5" tscDM:imageoffset="0" tscDM:imagerect="375, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Example: register indirect addressing" xmpDM:startTime="1338500" tscDM:image="TI_II_CH04_ISA_Assembly-2_Thumbnails.png" tscDM:imageindex="6" tscDM:imageoffset="0" tscDM:imagerect="450, 0, 75, 42"/></rdf:li><rdf:li><rdf:Description xmpDM:name="Questions &amp; Tasks" xmpDM:startTime="1441033" tscDM:image="TI_II_CH04_ISA_Assembly-2_Thumbnails.png" tscDM:imageindex="7" tscDM:imageoffset="0" tscDM:imagerect="525, 0, 75, 42"/></rdf:li></rdf:Seq>
                     </xmpDM:markers>
                  </rdf:Description>
               </rdf:li>
            </rdf:Bag>
         </xmpDM:Tracks>
         <tscDM:controller>
            <rdf:Description xmpDM:name="tscplayer">
               <tscDM:parameters>
                  <rdf:Bag>
                     <rdf:li xmpDM:name="autohide" xmpDM:value="true"/><rdf:li xmpDM:name="autoplay" xmpDM:value="false"/><rdf:li xmpDM:name="loop" xmpDM:value="false"/><rdf:li xmpDM:name="searchable" xmpDM:value="true"/><rdf:li xmpDM:name="captionsenabled" xmpDM:value="false"/><rdf:li xmpDM:name="sidebarenabled" xmpDM:value="false"/><rdf:li xmpDM:name="unicodeenabled" xmpDM:value="false"/><rdf:li xmpDM:name="backgroundcolor" xmpDM:value="000000"/><rdf:li xmpDM:name="sidebarlocation" xmpDM:value="left"/><rdf:li xmpDM:name="endaction" xmpDM:value="stop"/><rdf:li xmpDM:name="endactionparam" xmpDM:value="true"/><rdf:li xmpDM:name="locale" xmpDM:value="en-US"/></rdf:Bag>
               </tscDM:parameters>
               <tscDM:controllerText>
                  <rdf:Bag>
                  </rdf:Bag>
               </tscDM:controllerText>
            </rdf:Description>
         </tscDM:controller>
         <tscDM:contentList>
            <rdf:Description>
               <tscDM:files>
                  <rdf:Seq>
                     <rdf:li xmpDM:name="0" xmpDM:value="TI II CH04 ISA Assembly-2.mp4"/><rdf:li xmpDM:name="1" xmpDM:value="TI_II_CH04_ISA_Assembly-2_First_Frame.png"/><rdf:li xmpDM:name="2" xmpDM:value="TI_II_CH04_ISA_Assembly-2_Thumbnails.png"/></rdf:Seq>
               </tscDM:files>
            </rdf:Description>
         </tscDM:contentList>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>